Refine Search

Search Results -

Term	Documents
(16 AND 29).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	19
(L16 AND L29).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	. 19

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L34

		1	1
	•		-
 processed lamping would be communicated which you was		 	

Refine Search





Interrupt

Search History

DATE: Friday, August 24, 2007 Purge Queries Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> Count	Set Name result set
DB =	PGPB, USPT, USOC, EPAB, JPAB, DWPI, TDBD; PLUR=YES; OP=OR		
<u>L34</u>	116 and L29	19	<u>L34</u>
<u>L33</u>	115 and L29	102	<u>L33</u>
<u>L32</u>	114 and L29	239	<u>L32</u>
<u>L31</u>	113 and L29	189	<u>L31</u>
<u>L30</u>	112 and L29	377	<u>L30</u>
<u>L29</u>	branch\$3 near1 taken and 111	423	<u>L29</u>
<u>L28</u>	branch\$3 near3 taken and 111	483	<u>L28</u>
<u>L27</u>	branch\$3 near5 taken and 111	501	<u>L27</u>
DB =	PGPB,USPT; PLUR=YES; OP=OR		
<u>L26</u>	111 and 116	21	<u>L26</u>
<u>L25</u>	111 and 115	120	<u>L25</u>

WEST Refine Search Page 2 of 2

<u>L24</u>	111 and 114	269	<u>L24</u>
<u>L23</u>	111 and 113	233	<u>L23</u>
<u>L22</u>	111 and 112	441	<u>L22</u>
<u>L21</u>	110 and 116	21	<u>L21</u>
<u>L20</u>	110 and 115	122	<u>L20</u>
<u>L19</u>	110 and 114	297	<u>L19</u>
<u>L18</u>	110 and 113	245	<u>L18</u>
<u>L17</u>	110 and 112	478	<u>L17</u>
<u>L16</u>	(718/101-108)[CCLS]	5154	<u>L16</u>
<u>L15</u>	(711/118-221)![CCLS]	27811	<u>L15</u>
<u>L14</u>	(712/230-248)[CCLS]	3464	<u>L14</u>
<u>L13</u>	(712/205-219,225-228)[CCLS]	6068	<u>L13</u>
<u>L12</u>	(712/2-300)[CCLS]	13638	<u>L12</u>
DB=	PGPB, USPT, USOC, EPAB, JPAB, DWPI, TDBD; PLUR=YES; OP=OR		
<u>L11</u> .	L10 and (buffer\$3 or fifo or lifo)	525	<u>L11</u>
<u>L10</u>	L9 and branch\$3	572	<u>L10</u>
<u>L9</u>	17 and L8	591	<u>L9</u>
<u>L8</u>	(renear1 order\$3 or rearrang\$7 or out near2 (sequence or order))	5639954	<u>L8</u>
<u>L7</u>	L5 and (predict\$5 or speculat\$5) near15 (taken)	613	<u>L7</u>
<u>L6</u>	L5 and (predict\$5 or speculat\$5)	2056	<u>L6</u>
<u>L5</u>	(prefetch\$6 or fetch\$7) near10 (simultaneous\$4 or parallel\$5 or concurrent\$4)	6952	<u>L5</u>
<u>L4</u>	L3 not "non-volatile"	3	<u>L4</u>
<u>L3</u> .	L1 and (map\$5 or associat\$4 or allocat\$5 or deallocat\$5) near8 (memor\$4 or space or region\$1 or section\$1 or range\$1 or area\$1 or location\$1 or block\$1 or segment\$1) NEAR55 VOLATILE	63	<u>L3</u>
<u>L2</u>	L1 and (map\$5 or associat\$4 or allocat\$5 or deallocat\$5) near8 (memor\$4 or space or region\$1 or section\$1 or range\$1 or area\$1 or location\$1 or block\$1 or segment\$1)	770	<u>L2</u>
DB=	PGPB,USPT; PLUR=YES; OP=OR		
T.1	(713/189-191)/ICCLS1	1776	L1

END OF SEARCH HISTORY



Home	l Login I	Longuit	Access Information	Alerts	Purchase History 1	

Welcome United States Patent and Trademark Office

L. Search Results	BROWSE
	•

Search Resul	ts		BROWSE	SEARCH	IEEE XPLORE GUIDE	
Your search r	((((parallel, simultaneous*, conc natched 32 of 307 documents.				*	⊠ e-ma
A maximum o	f 100 results are displayed, 25 to a	a page, sorted by	Relevance in Descending ord	er.	•	
» Search Opti	ons	Modify Se	arch			•
View Session	History	(((((parallel	, simultaneous*, concurrent*) <and< td=""><td>d> prefetch*)<in>metadat</in></td><td>a))<and>(bran</and></td><td></td></and<>	d> prefetch*) <in>metadat</in>	a)) <and>(bran</and>	
New Search		Chec	k to search only within this resu	ilts set		
		Display Fo	ormat: © Citation	C Citation & Abstr	act	
» Key	· .					
IEEE JNL	IEEE Journal or Magazine	← view s	elected items select A	All Deselect All	•	
IET JNL	IET Journal or Magazine				•	
IEEE CNF	IEEE Conference Proceeding	☐ 1.	Simultaneous subordinate r Chappell, R.S.; Stark, J.; Kim,	• •	*	
IET CNF	IET Conference Proceeding		Computer Architecture, 1999. 2-4 May 1999 Page(s):186 - 1	-	h International Symposium on	
IEEE STD	IEEE Standard		Digital Object Identifier 10.110			
			AbstractPlus Full Text: PDF(Rights and Permissions	116 KB) IEEE CNF		
		i 2.	The Impact of incorrectly sp Sendag, R.; Ying Chen; Lilja,	• •	erations in a multithreaded arc	hitecture
•			Parallel and Distributed Syste		on	
			Volume 16, <u>Issue 3</u> , Mar 200 Digital Object Identifier 10.110			
			AbstractPlus Full Text: PDF(Rights and Permissions	1616 KB) IEEE JNL		
•		3.	Using incorrect speculation Ying Chen; Sendag, R.; Lija, I	•	concurrent multithreaded proc	essor

Parallel and Distributed Processing Symposium, 2003, Proceedings, International

22-26 April 2003 Page(s):9 pp.

Digital Object Identifier 10.1109/IPDPS.2003.1213177

AbstractPlus | Full Text: PDF(276 KB) IEEE CNF

Rights and Permissions

4. Microarchitectural support for precomputation microthreads

Chappell, R.S.; Tseng, F.; Yoaz, A.; Patt, Y.N.;

Microarchitecture, 2002, (MICRO-35). Proceedings, 35th Annual IEEE/ACM International Symposis

18-22 Nov. 2002 Page(s):74 - 84

Digital Object Identifier 10.1109/MICRO.2002.1176240

AbstractPlus | Full Text: PDF(289 KB) | IEEE CNF

Rights and Permissions

5. Translent fault detection via simultaneous multithreading

Reinhardt, S.K.; Mukherjee, S.S.;

Computer Architecture, 2000, Proceedings of the 27th International Symposium on

2000 Page(s):25 - 36

AbstractPlus | Full Text: PDF(1412 KB) | IEEE CNF

Rights and Permissions

AbstractPlus Full Text: PDE(184 KB) IEEE JNL Rights and Permissions 7. The Speculative Prefetcher and Evaluator Processor for Pipelined Memory Hierarc Bilardi, G.; Ekanadham, K.; Pattnaik, P.; Innovative Architecture for Future Generation High Performance Processors and System Workshop on Jan. 2006 Page(s):29 - 43 Digital Object Identifier 10.1109/IWIAS.2006.38 AbstractPlus Full Text: PDE(260 KB) IEEE CNF Rights and Permissions 8. Slipstream execution mode for CMP-based multiprocessors Ibrahim, K.Z.; Byrd, G.T.; Rotenberg, E.; High-Performance Computer Architecture. 2003. HPCA-9 2003. Proceedings. The Ninth. 8-12 Feb. 2003 Page(s):179 - 190 Digital Object Identifier 10.1109/HPCA.2003.1183536 AbstractPlus Full Text: PDE(460 KB) IEEE CNF Rights and Permissions 9. TCP: tag correlating prefetchers Hu, Z.; Martonosi, M.; Kaxiras, S.; High-Performance Computer Architecture. 2003. HPCA-9 2003. Proceedings. The Ninth. 8-12 Feb. 2003 Page(s):317 - 326 Digital Object Identifier 10.1109/HPCA.2003.1183549 AbstractPlus Full Text: PDE(348 KB) IEEE CNF Rights and Permissions	
Bilardi, G.; Ekanadham, K.; Pattnaik, P.; Innovative Architecture for Future Generation High Performance Processors and System Workshop on Jan. 2006 Page(s):29 - 43 Digital Object Identifier 10.1109/IWIAS.2006.38 AbstractPlus Full Text: PDF(260 KB) IEEE CNF Rights and Permissions 8. Slipstream execution mode for CMP-based multiprocessors Ibrahim, K.Z.; Byrd, G.T.; Rotenberg, E.; High-Performance Computer Architecture. 2003. HPCA-9 2003. Proceedings. The Ninth 8-12 Feb. 2003 Page(s):179 - 190 Digital Object Identifier 10.1109/HPCA.2003.1183536 AbstractPlus Full Text: PDE(460 KB) IEEE CNF Rights and Permissions 9. TCP: tag correlating prefetchers Hu, Z.; Martonosi, M.; Kaxiras, S.; High-Performance Computer Architecture. 2003. HPCA-9 2003. Proceedings. The Ninth 8-12 Feb. 2003 Page(s):317 - 326 Digital Object Identifier 10.1109/HPCA.2003.1183549 AbstractPlus Full Text: PDE(348 KB) IEEE CNF	
Ibrahim, K.Z.; Byrd, G.T.; Rotenberg, E.; High-Performance Computer Architecture, 2003, HPCA-9 2003, Proceedings, The Ninth 8-12 Feb. 2003 Page(s):179 - 190 Digital Object Identifier 10.1109/HPCA.2003.1183536 AbstractPlus Full Text: PDE(460 KB) IEEE CNF Rights and Permissions 9. TCP: tag correlating prefetchers Hu, Z.; Martonosi, M.; Kaxiras, S.; High-Performance Computer Architecture, 2003, HPCA-9 2003, Proceedings, The Ninth 8-12 Feb. 2003 Page(s):317 - 326 Digital Object Identifier 10.1109/HPCA.2003.1183549 AbstractPlus Full Text: PDE(348 KB) IEEE CNF	
Hu, Z.; Martonosi, M.; Kaxiras, S.; High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings. The Ninth 8-12 Feb. 2003 Page(s):317 - 326 Digital Object Identifier 10.1109/HPCA.2003.1183549 AbstractPlus Full Text: PDE(348 KB) IEEE CNF	Internation
(Signa and Fermissions	<u>Internatio</u> i
10. Reducing branch delay to zero In pipelined processors Gonzalez, A.M.; Llaberia, J.M.; Computers. IEEE Transactions on Volume 42, Issue 3, March 1993 Page(s):363 - 371 Digital Object Identifier 10.1109/12.210179 AbstractPlus Full Text: PDE(760 KB) IEEE JNL Rights and Permissions	
11. Modeled and measured instruction fetching performance for superscalar micropro Wallace, S.; Bagherzadeh, N.; Parallel and Distributed Systems. IEEE Transactions on Volume 9, Issue 6, June 1998 Page(s):570 - 578 Digital Object Identifier 10.1109/71.689444 AbstractPlus References Full Text: PDE(592 KB) IEEE JNL Rights and Permissions	ocessors
12. Transparent threads: resource sharing in SMT processors for high single-thread p Dorai, G.K.; Yeung, D.; Parallel Architectures and Compilation Techniques. 2002. Proceedings. 2002 Internation 22-25 Sept. 2002 Page(s):30 - 41 Digital Object Identifier 10.1109/PACT.2002.1105971 AbstractPlus Full Text: PDE(366 KB) IEEE CNF Rights and Permissions	

	13. Multiple instruction issue in the NonStop Cyclone processor Horst, R.W.; Harris, R.L.; Jardine, R.L.; Computer Architecture, 1990. Proceedings, 17th Annual International Symposium on 28-31 May 1990 Page(s):216 - 226 Digital Object Identifier 10.1109/ISCA.1990.134528 AbstractPlus Full Text: PDF(768 KB) IEEE CNF Rights and Permissions
	14. Quantifying and reducing the effects of wrong-path memory references in cache-coherent m systems Sendag, R.; Yilmazer, A.; Yi, J.J.; Uht, A.K.; Parallel and Distributed Processing Symposium. 2006. IPDPS 2006. 20th International 25-29 April 2006 Page(s):10 pp. Digital Object Identifier 10.1109/IPDPS.2006.1639260 AbstractPlus Full Text: PDE(216 KB) IEEE CNF Rights and Permissions
□ :	15. Effective Instruction Prefetching via Fetch Prestaging Falcon, A.; Ramirez, A.; Valero, M.; Parallel and Distributed Processing Symposium, 2005. Proceedings, 19th IEEE International 04-08 April 2005 Page(s):20b - 20b Digital Object Identifier 10.1109/IPDPS.2005.188 AbstractPlus Full Text: PDE(216 KB) IEEE CNF Rights and Permissions
	16. Node prefetch prediction in dataflow graphs Petersen, N.G.; Wojcik, M.R.; Signal Processing Systems, 2004_SIPS 2004_IEEE_Workshop.on 2004 Page(s):310 - 315 Digital Object Identifier 10.1109/SIPS.2004.1363068 AbstractPlus Full Text: PDF(304 KB) IEEE CNF Rights and Permissions
口	17. Cache filtering techniques to reduce the negative impact of useless speculative memory ref processor performance Mutlu, O.; Kim, H.; Armstrong, D.N.; Patt, Y.N.; Computer Architecture and High Performance Computing, 2004. SBAC-PAD 2004. 16th Symposiu 27-29 Oct. 2004 Page(s):2 - 9 Digital Object Identifier 10.1109/SBAC-PAD.2004.11 AbstractPlus Full Text: PDF(168 KB) IEEE CNF Rights and Permissions
	18. A distributed colouring algorithm for control hazards in asynchronous pipelines Theodoropoulos, T.; Qianyi Zhang; Parallel Architectures. Algorithms and Networks. 2004. Proceedings. 7th International Symposium- 10-12 May 2004 Page(s):266 - 271 Digital Object Identifier 10.1109/ISPAN.2004.1300491 AbstractPlus Full Text: PDF(1381 KB) IEEE CNF Rights and Permissions
D	19. Popularity-based PPM: an effective Web prefetching technique for high accuracy and low st Xin Chen; Xiaodong Zhang; Parallel Processing, 2002, Proceedings, International Conference on 18-21 Aug. 2002 Page(s):296 - 304 Digital Object Identifier 10.1109/ICPP.2002.1040885 AbstractPlus Full Text: PDF(298 KB) IEEE CNF Rights and Permissions

П	20. Optimizing software data prefetches with rotating registers Doshi, G.; Krishnaiyer, R.; Muthukumar, K.; Parallel Architectures and Compilation Techniques. 2001. Proceedings. 2001 International Confere 8-12 Sept. 2001 Page(s):257 - 267 Digital Object Identifier 10.1109/PACT.2001.953306 AbstractPlus Full Text: PDE(800 KB) IEEE CNF
	Rights and Permissions
П -	21. Instruction cache prefetching with extended BTB Shuh-An Chi; R-Ming Shiu; Jih-Chang Chiu; Si-En Chang; Chung-Ping Chung; Parallel and Distributed Systems. 1997. Proceedings., 1997 International Conference on 10-13 Dec. 1997 Page(s):360 - 365 Digital Object Identifier 10.1109/ICPADS.1997.652574
	AbstractPlus Full Text: PDE(564 KB) IEEE CNF Rights and Permissions
	22. An analysis of the performance impact of wrong-path memory references on out-of-order an execution processors Mutlu, O.; Kim, H.; Armstrong, D.N.; Patt, Y.N.; Computers, IEEE Transactions on Volume 54, Issue 12, Dec. 2005 Page(s):1556 - 1571 Digital Object Identifier 10.1109/TC.2005.190
	AbstractPlus Full Text: PDF(2120 KB) IEEE JNL Rights and Permissions
	23. An approach to execute conditional branches onto SIMD multi-context reconfigurable archit Rivera, F.; Sanchez-Elez, M.; Fernandez, M.; Bagherzadeh, N.; Digital System Design. 2005. Proceedings. 8th Euromicro Conference on 30 Aug3 Sept. 2005 Page(s):396 - 402 Digital Object Identifier 10.1109/DSD.2005.14
	AbstractPlus Full Text: PDF(488 KB) IEEE CNF Rights and Permissions
	24. Microarchitecture optimizations for exploiting memory-level parallelism Yuan Chou; Fahs, B.; Abraham, S.; Computer Architecture, 2004. Proceedings, 31st Annual International Symposium on 19-23 June 2004 Page(s):76 - 87 Digital Object Identifier 10.1109/ISCA.2004.1310765
	AbstractPlus Full Text: PDE(389 KB) IEEE CNF Rights and Permissions
	25. A minimal dual-core speculative multi-threading architecture Srinivasan, S.T.; Akkary, H.; Holman, T.; Lai, K.; Computer Design: VLSI in Computers and Processors, 2004, ICCD 2004, Proceedings, IEEE Intenon 11-13 Oct. 2004 Page(s):360 - 367 Digital Object Identifier 10.1109/ICCD.2004.1347947
	AbstractPlus Full Text: <u>PDF</u> (319 KB) IEEE CNF Rights_and_Permissions

Indexed by Inspec*

Help Contact Us Privac

· © Copyright 2006 IE